

- 12 Marchetti, R., Lacava, C., Carroll, L. et al. (2019). Coupling strategies for silicon photonics integrated chips [invited]. *Photonics Research* 7 (2): 201–239. <https://doi.org/10.1364/PRJ.7.000201>.
- 13 Bernabé, S., Wilmart, Q., Hasharoni, K. et al. (2021). Silicon photonics for terabit/s communication in data centers and exascale computers. *Solid-State Electronics* 179: 107928. <https://doi.org/10.1016/j.sse.2020.107928>.
- 14 Jordan, S.C. (2007). Aligning apparatus and method using on-the-fly determination of throughput-profile gradient for current positioning of radiated influence supplier and/or receiver. US Patent US7.236,680 B1, filed 16 August 2004 and issued 26 June 2007.
- 15 Yu, M.-T., Lin, T.Y., Li, Y.Y. et al. A study on the optimization methods for optomechanical alignment. *Proceedings of SPIE* 6289: 297–304.
- 16 Polster, R., Dai, L.Y., Jimenez, O.A. et al. (2018). Wafer-scale high-density edge coupling for high throughput testing of silicon photonics. *2018 Optical Fiber Communications Conference and Exposition, OFC-Proceedings*, San Diego, CA, USA (11–15 March 2018). pp. 1–3: IEEE.
- 17 Lee, J.S., Carroll, L., Scarcella, C. et al. (2016). Meeting the electrical, optical, and thermal design challenges of photonic-packaging. *IEEE Journal of Selected Topics in Quantum Electronics* 22 (6): 409–417. <https://doi.org/10.1109/JSTQE.2016.2543150>.
- 18 Kopp, C., Bernabé, S., Bakir, B.B. et al. (2011). Silicon photonic circuits: on-CMOS integration, fiber optical coupling, and packaging. *IEEE Journal on Selected Topics in Quantum Electronics* 17 (3): 498–509. <https://doi.org/10.1109/JSTQE.2010.2071855>.
- 19 Cardenas, J., Poitras, C.B., Luke, K. et al. (2014). High coupling efficiency etched facet tapers in silicon waveguides. *IEEE Photonics Technology Letters* 26 (23): 2380–2382. <https://doi.org/10.1109/LPT.2014.2357177>.
- 20 Halir, R., Cheben, P., Janz, S. et al. (2009). Waveguide grating coupler with sub-wavelength microstructures. *Optics Letters* 34 (9): 1408–1410. <https://doi.org/10.1364/OL.34.001408>.
- 21 Fang, Q., Song, J., Luo, X. et al. (2016). Low loss fiber-to-waveguide converter with a 3-D functional taper for silicon photonics. *IEEE Photonics Technology Letters* 28 (22): 2533–2536. <https://doi.org/10.1109/LPT.2016.2602366>.
- 22 Scarcella, C., Gradkowski, K., Carroll, L. et al. (2017). Pluggable single-mode fiber-array-to-PIC coupling using micro-lenses. *IEEE Photonics Technology Letters* 29 (22): 1943–1946. <https://doi.org/10.1109/LPT.2017.2757082>.
- 23 Binda, M., Canciamilla, A., Daverio, A. et al. (2019). High capacity silicon photonics packaging. *2019 22nd European Microelectronics and Packaging Conference and Exhibition (EMPC)*, Pisa, Italy (16–19 September 2019): IEEE. <https://doi.org/10.23919/EMPC44848.2019.8951851>.
- 24 Bouhlal, B. and Tekin, T. (2012). Integration platform for 72 GHz photodiode-based wireless transmitter. *SPIE PW2012*, San Francisco, USA.
- 25 Castany, O., Blampey, B., Temporiti, E. et al. (2016). Packaging of high speed 100 Gbps silicon photonic photoreceiver module using 50 μm pitch microbump flip-chip and chip-on-board approach. *2016 6th Electronic System-Integration*

- Technology Conference (ESTC)*, Grenoble, France (13–15 September 2016): IEEE. <https://doi.org/10.1109/ESTC.2016.7764454>.
- 26 Maniotis, P., Schares, L., Lee, B.G. et al. (2020). Scaling HPC networks with co-packaged optics. *2020 Optical Fiber Communication Conference (OFC)*, OSA Technical Digest (Optical Society of America, 2020), San Diego, CA, USA (08–12 March 2020). paper T3K.7: IEEE.
 - 27 Fatholouloumi, S., Nguyen, K., Mahalingam, H. et al. (2020). 1.6 Tbps silicon photonics integrated circuit for co-packaged optical-IO switch applications. *2020 Optical Fiber Communications Conference and Exhibition (OFC)*, San Diego, CA, USA (08–12 March 2020): IEEE.
 - 28 Krishnamoorthy, A.V., Thacker, H.D., Torudbakken, O. et al. (2017). From chip to cloud: optical interconnects in engineered systems. *Journal of Lightwave Technology* 35 (15): 3103–3115. <https://doi.org/10.1109/JLT.2016.2642822>.
 - 29 Bernabé, S., Rida, K., Parès, G. et al. (2016). On-board silicon photonics-based transceivers with 1-Tb/s capacity. *IEEE Transactions on Components, Packaging and Manufacturing Technology* 6 (7): 1018–1025. <https://doi.org/10.1109/TCPMT.2016.2514320>.
 - 30 Narayan, A., Thonnart, Y., Vivet, P. et al. (2020). System-level evaluation of chip-scale silicon photonic networks for emerging data-intensive applications. *2020 Design, Automation Test in Europe Conference Exhibition (DATE)*, Grenoble, France (09–13 March 2020). p. 1444–1449: IEEE. <https://doi.org/10.23919/DATE48585.2020.9116496>.
 - 31 Thonnart, Y., Bernabé, S., Charbonnier, J. et al. (2020). POPSTAR: a robust modular optical NoC architecture for Chiplet-based 3D integrated systems. *2020 Design, Automation & Test in Europe Conference & Exhibition (DATE)*, Grenoble, France (09–13 March 2020): IEEE. <https://doi.org/10.23919/DATE48585.2020.9116214>.
 - 32 Boudreau, R. and Boudreau, S.M. (2005). *Passive Micro-Optical Alignment Methods*. CRC Press, ISBN-13: 978-6610546664.
 - 33 Tichem, M., Gurp, J., Peters, T.-J., and Henneken, V. (2012). Micro-fabrication as enabler for sub- μm photonic alignment. *2012 4th Electronic System-Integration Technology Conference*, Amsterdam, Netherlands (17–20 September 2012): IEEE. pp. 1–6. <https://doi.org/10.1109/ESTC.2012.6542172>.
 - 34 Wale, M.J. and Edge, C. (1990). Self-aligned flip-chip assembly of protonic devices with electrical and optical connections. *IEEE Transactions on Components, Hybrids, and Manufacturing Technology* 13 (4): 780–786. <https://doi.org/10.1109/33.62593>.
 - 35 Barwicz, T., Peng, B., Leidy, R. et al. (2019). Integrated metamaterial interfaces for self-aligned fiber-to-chip coupling in volume manufacturing. *IEEE Journal of Selected Topics in Quantum Electronics* 25 (3): <https://doi.org/10.1109/JSTQE.2018.2879018>.
 - 36 Hunziker, W., Vogt, W., Melchior, H. et al. (1995). Passive self-aligned low-cost packaging of semiconductor laser arrays on Si motherboard. *IEEE Photonics Technology Letters* 7 (11): 1324–1326. <https://doi.org/10.1109/68.473486>.

- 37 Zonou, Y.D., Bernabe, S., Fowler, D. et al. (2017). Self-alignment with copper pillars micro-bumps for positioning optical devices at submicronic accuracy. *2017 IEEE 67th Electronic Components and Technology Conference (ECTC)*, Orlando, FL, USA (30 May–02 June 2017). p. 557–562: IEEE. <https://doi.org/10.1109/ECTC.2017.234>.
- 38 Barwicz, T., Lichoulas, T., Taira, Y. et al. (2018). Breaking the mold of photonic packaging. *Integrated Optics: Devices, Materials, and Technologies XXII* 10535: 105350R. <https://doi.org/10.1117/12.2290230>.
- 39 Barwicz, T., et al. (2017). “High-throughput photonic packaging”. 2017 Optical Fiber Communications Conference and Exhibition, OFC 2017 – Proceedings.
- 40 Israel, A., Ulfan, F., Pascar, L. et al. (2020). Photonic plug for scalable silicon photonics packaging. *Optical Interconnects XX* 11286: 1128607. <https://doi.org/10.1117/12.2543490>.
- 41 Coldren, L.A., Nicholes, S.C., Johansson, L. et al. (2011). High performance InP-based photonic ICs – a tutorial. *Journal of Lightwave Technology* 29 (4): 554–570. <https://doi.org/10.1109/JLT.2010.2100807>.
- 42 Szelag, B., Hassan, K., Adelmini, L. et al. (2018). Hybrid III-V/Si DFB laser integration on a 220 mm fully CMOS-compatible silicon photonics platform. *2017 IEEE International Electron Devices Meeting (IEDM)*, San Francisco, CA, USA (02–06 December 2017): IEEE. <https://doi.org/10.1109/IEDM.2017.8268450>.
- 43 Dobbelaere, P.D., Ayazi, A., Chi, Y. et al. (2014). Packaging of silicon photonics systems. *OFC 2014*, San Francisco, CA, USA (09–13 March 2014). p. 1–3: IEEE. <https://doi.org/10.1364/OFC.2014.W3I.2>.
- 44 Barwicz, T., Taira, Y., Numata, H. et al. (2014). Assembly of mechanically compliant interfaces between optical fibers and nanophotonic chips. *2014 IEEE 64th Electronic Components and Technology Conference (ECTC)*, Orlando, FL, USA (27–30 May 2014): IEEE. <https://doi.org/10.1109/ECTC.2014.6897286>.
- 45 Hutter, M., Oppermann, H., Engelmann, G., and Reichl, H. (2004). High precision passive alignment flip chip assembly using self-alignment and micromechanical stops. *Proceedings of 6th Electronics Packaging Technology Conference (EPTC 2004)*, Singapore (08–10 December 2004): IEEE. <https://doi.org/10.1109/EPTC.2004.1396639>.
- 46 Debregeas, H., Ferrari, C., Papazian, A.R. et al. (2014). High-performance 100 Gb/s DWDM transmitter through fully passive assembly of a single-chip array of directly modulated lasers with a SiO₂ AWG. *2014 International Semiconductor Laser Conference*, Palma de Mallorca (07–10 September 2014): IEEE. <https://doi.org/10.1109/ISLC.2014.161>.
- 47 Philip Garrou Mitsumasa Koyanagi Peter Ramm (2014). *Handbook of 3D Integration*. Print ISBN:9783527334667 |Online ISBN:9783527670109 <https://doi.org/10.1002/9783527670109>. Wiley-VCH Verlag GmbH & Co. KGaA.
- 48 Zhang, X., Lin, J.K., Wickramanayaka, S. et al. (2015). Heterogeneous 2.5D integration on through silicon interposer. *Applied Physics Reviews* 2: 021308. <https://doi.org/10.1063/1.4921463>.
- 49 Pittroff, W., Barnikow, J., Klein, A. et al. (1997). Flip chip mounting of laser diodes with Au/Sn solder bumps: bumping, self-alignment and laser behavior.

- 1997 *Proceedings 47th Electronic Components and Technology Conference*, San Jose, CA, USA (18–21 May 1997): IEEE.
- 50 Oppermann, H. and Hutter, M. (2012). Chapter 7: Au/Sn solder. In: *Handbook of Wafer Bonding* (ed. P. Ramm, J.J.Q. Lu and M.M.V. Taklo), 119–138. Weinheim: WILEY-VCH Verlag GmbH & Co KG, ISBN: 978-3-527-32646-4.
 - 51 Charbonnier, J., Plihon, A., Assous, M. et al. (2017). 3D Si interposer & WLP for small power devices for harsh conditions. *2017 IEEE 19th Electronics Packaging Technology Conference (EPTC)*, Singapore (06–09 December 2017). pp. 1–6: IEEE. <https://doi.org/10.1109/EPTC.2017.8277576>.
 - 52 Coudrain, P., Charbonnier, J., Garnier, A. et al. (2019). Active interposer technology for chiplet-based advanced 3D system architectures. *IEEE 69th Electronic Components and Technology Conference (ECTC)*, Las Vegas, NV, USA (28–31 May 2019): IEEE. <https://doi.org/10.1109/ECTC.2019.00092>.
 - 53 Taneja, D., Volpert, M., Lasfargues, G. et al. (2017). Cu-SnAg interconnects evaluation for the assembly at 10 μm and 5 μm pitch. *IEEE 67th Electronic Components and Technology Conference (ECTC)*, Orlando, FL, USA (30 May–02 June 2017). pp. 376–383: IEEE., <https://doi.org/10.1109/ECTC.2017.154>.
 - 54 Oppermann, H., Dietrich, L., Klein, M., et al. (2010). Nano-porous gold interconnect. *Additional Conferences (Device Packaging, HiTEC, HiTEN, and CICMT) 2010 (DPC)*: 002249–002290. <https://doi.org/10.4071/2010DPC-tha31>.
 - 55 Mailliar, O., Renet, S., Berger, F. et al. (2019). Assembly of very fine pitches infrared focal plane array with indium micro balls. *2019 22nd European Microelectronics and Packaging Conference & Exhibition (EMPC)*, Pisa, Italy (16–19 September 2019). pp. 1–6: IEEE. <https://doi.org/10.23919/EMPC44848.2019.8951830>.
 - 56 Jouve, A., Balan, V., Bresson, N. et al. (2017). 1 μm Pitch direct hybrid bonding with <300 nm wafer-to-wafer overlay accuracy. *IEEE SOI-3D-Subthreshold Microelectronics Technology Unified Conference (S3S)*, Burlingame, CA, USA (16–19 October 2017): IEEE. <https://doi.org/10.1109/S3S.2017.8309213>.
 - 57 Henry, D., Jacquet, F., Neyret, M. et al. (2008). Through silicon vias technology for CMOS image sensors packaging. *58th Electronic Components and Technology Conference*, Lake Buena Vista, FL, USA (27–30 May 2008): IEEE. <https://doi.org/10.1109/ECTC.2008.4550028>.
 - 58 Charbonnier, J., Assous, M., Bally, J.-P. et al. (2012). High density 3D silicon interposer technology development and electrical characterization for high end applications. *2012 4th Electronic System-Integration Technology Conference*, Amsterdam, Netherlands (17–20 September 2012): IEEE. <https://doi.org/10.1109/ESTC.2012.6542156>.
 - 59 Kröhnert, K., Friedrich, G., Starukhin, D. et al. 2020. Reliability of through glass vias and hermetically sealing for a versatile sensor platform. *2020 IEEE 8th Electronics System-Integration Technology Conference (ESTC)*, Tønsberg, Norway (15–18 September 2020): IEEE. <https://doi.org/10.1109/ESTC48849.2020.9229834>.
 - 60 Miyairi, K., Sunohara, M., Charbonnier, J. et al. (2012). Full integration and electrical characterization of 3D silicon interposer demonstrator incorporating high

- density TSVs and interconnects. *International Symposium on Microelectronics* 2012 (1): 984–990. <https://doi.org/10.4071/isom-2012-WP63>.
- 61 Yang, Y., Yu, M., Fang, Q. et al. (2016). 3D silicon photonics packaging based on TSV interposer for high density on-board optics module. *2016 IEEE 66th Electronic Components and Technology Conference (ECTC)*, Las Vegas, NV, USA (31 May–03 June 2016): IEEE. <https://doi.org/10.1109/ECTC.2016.89>.
 - 62 Kim, D., Yu, L.H., Chang, K.F. et al. (2018). 3D system-on-packaging using through silicon via on SOI for high-speed optical interconnections with silicon photonics devices for application of 400 Gbps and beyond. *IEEE 68th Electronic Components and Technology Conference (ECTC)*, San Diego, CA, USA (29 May–01 June 2018): IEEE. <https://doi.org/10.1109/ECTC.2018.00129>.
 - 63 Snyder, B., Mangal, N., Lepage, G. et al. (2018). Packaging and assembly challenges for 50G silicon photonics interposers. *Optical Fiber Communication Conference 2018*, San Diego, California USA (11–15 March 2018). p. Tu2A.3. <https://doi.org/10.1364/OFC.2018.Tu2A.3>.
 - 64 Thonnart, Y., Zid, M., Gonzalez-Jimenez, J.L. et al. (2018). A 10Gb/s Si-photonics transceiver with 150 μ W 120 μ s-lock-time digitally supervised analog microring wavelength stabilization for 1Tb/s/mm² Die-to-Die Optical Networks. *2018 IEEE international solid – state circuits conference – (ISSCC)*, San Francisco, CA, USA (11–15 February 2018): IEEE. <https://doi.org/10.1109/ISSCC.2018.8310328>.
 - 65 Yang, Y., Yu, M., Rusli et al. (2013). Through-Si-via (TSV) keep-out-zone (KOZ) in SOI photonics interposer: a study of the impact of TSV-induced stress on Si ring resonators. *IEEE Photonics Journal* 5 (6): 2700611–2700611. <https://doi.org/10.1109/JPHOT.2013.2285707>.
 - 66 Tissier, P., Charbonnier, J., Vélard, R. et al. (2020). Co-integration of TSV mid process and optical devices for silicon photonics interposers. *2020 IEEE 8th Electronics System-Integration Technology Conference (ESTC)*, Tønsberg, Norway (15–18 September 2020): IEEE. <https://doi.org/10.1109/ESTC48849.2020.9229858>.
 - 67 Sirbu, B., Eichhammer, Y., Oppermann, H. et al. (2019). 3D silicon photonics interposer for Tb/s optical interconnects in data centers with double-side assembled active components and integrated optical and electrical through silicon via on SOI. *2019 IEEE 69th Electronic Components and Technology Conference (ECTC)*, Las Vegas, NV, USA (28–31 May 2019): IEEE. <https://doi.org/10.1109/ECTC.2019.00165>.
 - 68 Tissier, P., Ewuame, K., Charbonnier, J. et al. (2020). Stress analysis and compensation for large silicon photonic interposers. *2020 29th Materials for Advanced Metallization Conference (MAM)*, Grenoble, France (16–18 November 2020).
 - 69 Tissier, P., Hassan, K., Reboud, V. et al. (2021). Backside cavities for thermal tuning optimization of silicon ring resonators, *2021 IEEE 71st Electronic Components and Technology Conference (ECTC)*, San Diego, CA, USA (01 June–04 July 2021): IEEE.
 - 70 Bogaerts, W. and Chrostowski, L. (2018). Silicon photonics circuit design: methods, tools and challenges. *Laser & Photonics Reviews* 12 (4): <https://doi.org/10.1002/lpor.201700237>.

- 71 Morrissey, P.E., Gradkowski, K., Carroll, L., and O'Brien, P. (2018). Packaging of silicon photonic devices: from prototypes to production. *Proceedings of SPIE* 10537: <https://doi.org/10.1117/12.2292674>.
- 72 Latkowski, S., Pustakhod, D., Yao, W. et al. (2018). Test methods and processes in manufacturing chain of photonic integrated circuits. *2018 20th International Conference on Transparent Optical Networks (ICTON)*, Bucharest, Romania (01–05 July 2018): IEEE. <https://doi.org/10.1109/ICTON.2018.8473652>.
- 73 Grosse, P., Le Maitre, P., and Carpentier, J.F. (2018). Fast and accurate electro-optical characterization of photonics circuits. *EPIC Meeting on Testing of Optoelectronics*, Belfast, Ireland (15–16 February 2018).